mathematics
-
P45 Operator Estimation (FLOP)
aldec, altera, amd, apple, arm, careers, clock, digital, formalverification, fpga, fpgadesign, freshersjobs, functionalverification, hdl, infineon, intel, inteljobs, jobinvlsi, jobs, learnverilog, linear-algebra, machine-learning, math, mathematics, matrix, qualcomm, quartus, questasim, rtl, rtldesign, semicon, semiconductor, semiconductorjobs, simulation, synopsis, systemdesign, systemverilog, testbench, uvm, verification, verilog, verilogdesign, veriloglife, verilogmaster, verilogskilss, vhdl, vivado, vlsi, vlsidesign, vlsifreshers, vlsijobs, vlsiopenings, vlsisystem, vlsitools, vlsitraining, xilinxMatrix theory is widely used in many disciplines of modern engineering. There are certain applications in Digital Signal Processing where you need to find out the inverse of the matrix. If you are estimating something in DSP, one of the way is to find out the inverse of the correlation matrix. so, As an RTL…
-
P41 GENERIC KNOWLEDGE-2
ai, aldec, altera, amd, apple, arm, career, careers, clock, digital, formalverification, fpga, fpgadesign, freshersjobs, functionalverification, hdl, infineon, intel, inteljobs, jobinvlsi, jobs, learnverilog, linear-algebra, machine-learning, math, mathematics, qualcomm, quartus, questasim, rtl, rtldesign, semicon, semiconductor, semiconductorjobs, simulation, synopsis, systemdesign, systemverilog, testbench, uvm, verification, verilog, verilogdesign, veriloglife, verilogmaster, verilogskilss, vhdl, vivado, vlsi, vlsidesign, vlsifreshers, vlsijobs, vlsiopenings, vlsisystem, vlsitools, vlsitraining, xilinxMy MATHS teacher used to say , “Learn and Understand MATRIX otherwise “you will play computer games, but you will not be able to design one. “ And the irony today is, “the GAME(reinforcement learning) itself is redefining the matrix operations.” Yes, I am talking about the DeepMind’s published paper (October 2022) in NATURE that…
-
While designing RTL, may times you will come across like these specs, So, For Sure, You need to use the counter here. But you need to use the counter sensibly in these types of scenario. One such case is here where I am queueing next module via led when my count is greater or equals…
-
While doing multiple multiplication and addition operations, RTL designer should know the data width of the output. Let say you are designing an FIR filter. FIR filter is nothing but the continuous multiplications and additions of input samples and coefficients. As an example, for 4-tap FIR filter, you will have 4 coefficients(w0,w1,w2,w3) and you will…
-
Complex Multiplication We RTL Designers don’t like multiplication and division as they are more resource heavy. so, As a part of OSR Technique, we try to avoid them. In case if we can’t avoid them, we try to reduce the number of Mults and Divs. So, Let’s try one small case multiply two complex numbers…
-
Linear Feedback Shift Register INTERVIEWER : WRITE DOWN A CODE FOR SYNTHESIZABLE AND NON-REPETITIVE “VERILOG” CODE for generating RANDOM NUMBERS. Let’s build on this first. Let say you are generating two bit random numbers. and you want it without repetition. as an example for two bit numbers it will go as “0,2,1,3”,”0,2,1,3″,”0,2,1,3″. so what you…
Verilog Master 