hdl
-
P69 RAM/ROM
aldec, altera, amd, apple, arm, careers, clock, digital, electronics, formalverification, fpga, fpgadesign, freshersjobs, functionalverification, hdl, infineon, intel, inteljobs, jobinvlsi, jobs, learnverilog, qualcomm, quartus, questasim, repair, retro, rtl, rtldesign, semicon, semiconductor, semiconductorjobs, simulation, synopsis, systemdesign, systemverilog, tech, technology, testbench, uvm, verification, verilog, verilogdesign, veriloglife, verilogmaster, verilogskilss, vhdl, vivado, vlsi, vlsidesign, vlsifreshers, vlsijobs, vlsiopenings, vlsisystem, vlsitools, vlsitraining, xilinxWe will discuss the type of memory mostly used in the FPGA and their applications. In all type of memories, memory space allocated is one only but type differs based on the access provided to the memory. Single Port ROM Dual Port ROM Single Port RAM Simple Dual Port RAM True Dual Port RAM There…
-
P68 BACK TO BASICS-3
aldec, altera, amd, apple, arm, careers, clock, digital, formalverification, fpga, fpgadesign, freshersjobs, functionalverification, hdl, infineon, intel, inteljobs, jobinvlsi, jobs, learnverilog, qualcomm, quartus, questasim, rtl, rtldesign, semicon, semiconductor, semiconductorjobs, simulation, synopsis, systemdesign, systemverilog, testbench, uvm, verification, verilog, verilogdesign, veriloglife, verilogmaster, verilogskilss, vhdl, vivado, vlsi, vlsidesign, vlsifreshers, vlsijobs, vlsiopenings, vlsisystem, vlsitools, vlsitraining, xilinxBIT SLICING Let say in Module I have 16 bit bus and I want to port out them as two different bus as upper 8 bit and lower 8 bit. So, I have two ways to design it. so, schematically both are same. as synthesizer is intelligent enough to find out that both are same.…
-
P67 BACK TO BASICS-2
10, 30, aldec, altera, amd, apple, arm, careers, clock, digital, formalverification, fpga, fpgadesign, freshersjobs, functionalverification, hdl, infineon, intel, inteljobs, jobinvlsi, jobs, learnverilog, qualcomm, quartus, questasim, rtl, rtldesign, semicon, semiconductor, semiconductorjobs, simulation, synopsis, systemdesign, systemverilog, testbench, uvm, verification, verilog, verilogdesign, veriloglife, verilogmaster, verilogskilss, vhdl, vivado, vlsi, vlsidesign, vlsifreshers, vlsijobs, vlsiopenings, vlsisystem, vlsitools, vlsitraining, xilinxOnce an intern came to me asking what is the wrong with this code. Intern wanted to give the value of 00 to a when the reset = 1. but she was unable to do so. She was looking for simulator to wait until reset comes. so, she kept if there. SO WHAT IS WRONG…
-
P66 BACK TO BASICS-1
aldec, altera, amd, apple, arduino, arm, blog, careers, clock, digital, digital-marketing, electronics, formalverification, fpga, fpgadesign, freshersjobs, functionalverification, hdl, infineon, intel, inteljobs, jobinvlsi, jobs, learnverilog, qualcomm, quartus, questasim, rtl, rtldesign, semicon, semiconductor, semiconductorjobs, seo, simulation, synopsis, systemdesign, systemverilog, testbench, uvm, verification, verilog, verilogdesign, veriloglife, verilogmaster, verilogskilss, vhdl, vivado, vlsi, vlsidesign, vlsifreshers, vlsijobs, vlsiopenings, vlsisystem, vlsitools, vlsitraining, xilinxI am going to write 3 different code and you got to think in terms of how the synthesizer thinks and make the gate level schematic. Above snippet is telling, trigger for every posedge of clk and if clk value is 1, then assign q1 to d1. and clk value is not 1 then give…
-
P64 SYNTHESIS LIBRARY
aldec, altera, amd, apple, arm, careers, clock, digital, formalverification, fpga, fpgadesign, freshersjobs, functionalverification, hdl, infineon, intel, inteljobs, jobinvlsi, jobs, learnverilog, mux, mux-to, networknewswire-release, qualcomm, quartus, questasim, rtl, rtldesign, semicon, semiconductor, semiconductorjobs, simulation, synopsis, systemdesign, systemverilog, technology, testbench, uvm, verification, verilog, verilogdesign, veriloglife, verilogmaster, verilogskilss, vhdl, vivado, vlsi, vlsidesign, vlsifreshers, vlsijobs, vlsiopenings, vlsisystem, vlsitools, vlsitraining, xilinxAll of us are familiar to the flow of VLSI Design. In that one of the very first step is writing RTL code and from that code we will generate gate level netlist. But how does tool generate netlist? That will depend on library. Now coming to library, I will talk about a little about…
-
P63 FIFO-3
aldec, altera, amd, apple, arm, aws, careers, clock, computer-science, digital, FIFO, formalverification, fpga, fpgadesign, freshersjobs, functionalverification, hdl, infineon, intel, inteljobs, interview, jobinvlsi, jobs, learnverilog, programming, qualcomm, quartus, questasim, rtl, rtldesign, semicon, semiconductor, semiconductorjobs, simulation, synopsis, systemdesign, systemverilog, technology, testbench, uvm, verification, verilog, verilogdesign, veriloglife, verilogmaster, verilogskilss, vhdl, vivado, vlsi, vlsidesign, vlsifreshers, vlsijobs, vlsiopenings, vlsisystem, vlsitools, vlsitraining, xilinxI am going to continue my post on FIFO. I am strictly writing about SYNCHRONOUS FIFO here. You are already aware that synchronous FIFO means we will be writing and reading at the same clock. In this post I am going to list out all the i/o ports that you can use and list out…
-
P62 RESOURCE REDUCTION TECHNIQUE
aldec, altera, amd, apple, arm, careers, clock, digital, formalverification, fpga, fpgadesign, freshersjobs, functionalverification, hdl, infineon, intel, inteljobs, jobinvlsi, jobs, learnverilog, qualcomm, quartus, questasim, rtl, rtldesign, semicon, semiconductor, semiconductorjobs, simulation, synopsis, systemdesign, systemverilog, testbench, uvm, verification, verilog, verilogdesign, veriloglife, verilogmaster, verilogskilss, vhdl, vivado, vlsidesign, vlsifreshers, vlsijobs, vlsiopenings, vlsisystem, vlsitools, vlsitraining, xilinxMULTIRATE NOBLE IDENTITIES Heard about this ? I am very sure, Not many of you would have heard it. What about decimation and interpolation. Yes, some of you might have heard it. The One Line Structure (in figure) used by Alan V. Oppenheim, Ronald W. Schafer and John R. Buck is remarkable in terms of…
-
P61 PARALLEL COUNTERS
ai, aldec, altera, amd, apple, arm, artificial-intelligence, careers, clock, digital, formalverification, fpga, fpgadesign, freshersjobs, functionalverification, hdl, infineon, intel, inteljobs, jobinvlsi, jobs, learnverilog, machine-learning, python, qualcomm, quartus, questasim, rtl, rtldesign, semicon, semiconductor, semiconductorjobs, simulation, synopsis, systemdesign, systemverilog, technology, testbench, uvm, verification, verilog, verilogdesign, veriloglife, verilogmaster, verilogskilss, vhdl, vivado, vlsi, vlsidesign, vlsifreshers, vlsijobs, vlsiopenings, vlsisystem, vlsitools, vlsitraining, xilinxMultiple-input circuits that count the number of their inputs that are in a given state (normally logic ONE) are called PARALLEL COUNTERS. (from IEEE TRANSACTIONS ON COMPUTERS, VOL. C-22, NO. 11, NOVEMBER 1973). OR Counting the number of ones in vectors while processing on single input is also a PARALLEL COUNTERS. Applications of parallel counters…
Verilog Master 