In DIGITAL SIGNAL PROCESSING(DSP),

LATENCY is the time difference between the instant (t1) when you have given your all inputs and the instant when you get output(t2).

LATENCY = t₂ – t₁

THROUGHPUT is the time rate at which you get output for consecutive inputs.

Let’s understand by the below figure.

We will find out latency and throughput from the waveforms (in terms of clk_count)

I am receiving a number(input) at every clock. and Each consecutive 4 numbers I am adding.

so, if you see here, addition of first 4 inputs, 2,6,4,0 is 12 and that I am getting at 4^th clock.

Similalry, (6+4+0+6) = 16 I am getting at 5^th clock.

so, latency is the time difference between when I get 1st input. that is 2 and the time I get output (12).

so, Latency here is : 3 clocks. ( to be represented in time)

Now for througput, As you can see, after 4th clock, I am getting output at each clock.

so, Throughput is also 1 clock. ( to be represented in ( 1/time) )

Just remember this.

We all know PIPELINING increases the throughput

but but but

PARALLELLISM gives the best throughput although at the cost of resources.

---

• P70 BACK TO BASICS-4
• P69 RAM/ROM
• P68 BACK TO BASICS-3
• P67 BACK TO BASICS-2
• P66 BACK TO BASICS-1

---

#vlsi #vlsitraining #systemverilog #verilog #verification #semiconductor #digital #vhdl #verilogmaster #vlsidesign #verilogdesign #hdl #fpgadesign #jobinvlsi #fpga #functionalverification #formalverification #rtl #systemdesign #rtldesign #xilinx #vivado #questasim #vlsiopenings #verilogskilss #freshersjobs #vlsifreshers #vlsijobs #testbench #vlsisystem #semiconductorjobs #uvm #intel #vlsitools #qualcomm #arm #learnverilog #altera #quartus #amd #infineon #apple #veriloglife #synopsis #aldec #semicon #jobs #simulation #clock #inteljobs #careers

---

• May 2024
• April 2024
• March 2024
• February 2024